



CTLDM7120-M832D

**SURFACE MOUNT TLM™
DUAL, N-CHANNEL
ENHANCEMENT-MODE
SILICON MOSFETS**



Top View Bottom View

TLM832D CASE

APPLICATIONS:

- Switching Circuits
- DC/DC Converters
- Battery powered portable devices

MAXIMUM RATINGS: ($T_A=25^\circ\text{C}$)

Drain-Source Voltage

SYMBOL	UNITS
V_{DS}	V
V_{GS}	V
I_D	A
I_{DM}	A
P_D	W
T_J, T_{stg}	$^\circ\text{C}$
Θ_{JA}	$^\circ\text{C}/\text{W}$

Gate-Source Voltage

Continuous Drain Current (Steady State)

Maximum Pulsed Drain Current ($t_p=10\mu\text{s}$)

Power Dissipation*

Operating and Storage Junction Temperature

Thermal Resistance*

ELECTRICAL CHARACTERISTICS PER TRANSISTOR: ($T_A=25^\circ\text{C}$ unless otherwise noted)

SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
I_{GSSF}	$V_{GS}=8.0\text{V}, V_{DS}=0\text{V}$			10	μA
I_{GSSR}	$V_{GS}=8.0\text{V}, V_{DS}=0\text{V}$			10	μA
I_{DSS}	$V_{DS}=20\text{V}, V_{GS}=0\text{V}$			10	μA
BV_{DSS}	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$	20			V
$V_{GS(\text{th})}$	$V_{DS}=10\text{V}, I_D=1.0\text{mA}$	0.5		1.2	V
V_{SD}	$V_{GS}=0\text{V}, I_S=1.0\text{A}$			1.1	V
$r_{DS(\text{ON})}$	$V_{GS}=4.5\text{V}, I_D=0.5\text{A}$		0.075	0.10	Ω
$r_{DS(\text{ON})}$	$V_{GS}=2.5\text{V}, I_D=0.5\text{A}$		0.10	0.14	Ω
$r_{DS(\text{ON})}$	$V_{GS}=1.5\text{V}, I_D=0.1\text{A}$		0.17	0.25	Ω
g_{fs}	$V_{DS}=10\text{V}, I_D=0.5\text{A}$		4.2		S
C_{rss}	$V_{DS}=10\text{V}, V_{GS}=0, f=1.0\text{MHz}$		45		pF
C_{iss}	$V_{DS}=10\text{V}, V_{GS}=0, f=1.0\text{MHz}$		220		pF
C_{oss}	$V_{DS}=10\text{V}, V_{GS}=0, f=1.0\text{MHz}$		120		pF

*FR-4 Epoxy PCB with copper mounting pad area of 54mm²

R0 (18-September 2008)

CentralTM
Semiconductor Corp.

DESCRIPTION:

The CENTRAL SEMICONDUCTOR CTLDM7120-M832D is an Enhancement-mode Dual N-Channel Field Effect Transistor, manufactured by the N-Channel DMOS Process, designed for high speed pulsed amplifier and driver applications. This MOSFET offers Low $r_{DS(\text{ON})}$ and Low Threshold Voltage.


MARKING CODE: CFT**FEATURES:**

- Device is **Halogen Free** by design
- Device is **RoHS** compliant
- ESD protection up to 2kV
- Low $r_{DS(\text{ON})}$ (0.25 Ω MAX @ $V_{GS}=1.5\text{V}$)
- High current ($I_D=1.0\text{A}$)
- Logic level compatibility

ELECTRICAL CHARACTERISTICS PER TRANSISTOR - Continued:

SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
t_{on}	$V_{DD}=10V, V_{GS}=5.0V, I_D=0.5A$		25		ns
t_{off}	$V_{DD}=10V, V_{GS}=5.0V, I_D=0.5A$		140		ns

TLM832D CASE - MECHANICAL OUTLINE




- * Note:
 - Exposed pad P1 common to pins 7 and 8
 - Exposed pad P2 common to pins 5 and 6

SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.007	0.012	0.170	0.300
B	-	0.005	-	0.125
C	0.114	0.122	2.900	3.100
D	0.075	0.083	1.900	2.100
E	0.006	0.010	0.150	0.250
F	0.026	0.030	0.650	0.750
G	0.031	0.039	0.800	1.000
H	0.000	0.002	0.000	0.050
J	0.009	0.013	0.240	0.340
K	0.006	0.014	0.160	0.360
L	0.008	0.018	0.200	0.450
M		0.013		0.325
N		0.026		0.650
P	0.040	0.048	1.010	1.210
Q		0.004		0.100
R	0.032	0.040	0.820	1.020
S	0.017	0.025	0.430	0.630

TLM832D (REV: R2)

PIN CONFIGURATION



LEAD CODE:

- 1) GATE Q1
- 2) SOURCE Q1
- 3) GATE Q2
- 4) SOURCE Q2
- 5) DRAIN Q2
- 6) DRAIN Q2
- 7) DRAIN Q1
- 8) DRAIN Q1

MARKING CODE: CFT